Message ID | 20230512070510.1873171-4-a-verma1@ti.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:b0ea:0:b0:3b6:4342:cba0 with SMTP id b10csp4906562vqo; Fri, 12 May 2023 00:17:03 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ5etIxyccMrYVFe6FjI5+5cwZrOtcPU3qn2cFGQh1biIM5Dps0QzfeNZDYVY++t9b+6sLQj X-Received: by 2002:a17:90a:f8d:b0:250:85ba:6c3d with SMTP id 13-20020a17090a0f8d00b0025085ba6c3dmr16384654pjz.6.1683875823007; Fri, 12 May 2023 00:17:03 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1683875822; cv=none; d=google.com; s=arc-20160816; b=KcB0ar4CjZck/WsKdAOl2FX6L7S78GbB4TFS3fRkTYQqg1FP93yt1gXeEHS+gmjZZ2 SAZAa0ic6Rlo97qga3pErzefg769FhmFaAK0RhLToIRmGentJnm6SdRLJKRxziJK5UGa 8I96X19zi56pvpoO+haN7qIu8Jyqf3+M7rpQKipsOqGKMe2YUJhA8nax9erlvi734AaC pdjH+2goaiUApf1cHQ1TR2OFzbtHJqUrQZIOqzRIks6VQSZEk8swmBkYQTjZ1BvC5CUy tSJw4HQAX9NpuNUoDX6do9hCTTCpyAVd85O5/LFuDvwX0112qEmCNyHCh0IxE9xWDKh4 6Q4g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=qrcAD5FB7M7FMMCKbVwpO1WbxqwiY986JY7vFr3TIUE=; b=nmVALmxnVvJ7wRzfycgLCfo9/TY4nrq2M2QwCUusxXZrRO0W5hBAZ16rbPQsvJQYEu GE2lKGsoyVgXj9XZyXJpwDMnExJGXo1VRceyENREoXZqbiu7xm1u/iRkWegC4D5Xo9Bu NTQJFWIM7Wi/q5m8QNIecfU6Yf3eIIMmSBu0rOLexH8XZHRoPQGZ+AfxpnG2MT0sEU9t tx8QTXY60lNYs9iliQiYh7ruLrRB/anDVpGnx7Lpee0RRiJGTox8rdI9jn4QYZIU+HSG mf28qx7h52yPl2X+ChrnbEGol2qgQqWO3e/KhMS6RH+H6f69vPjjpPF7sYbV3FJ9kl87 QoOA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=JIYYyK+H; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id il9-20020a17090b164900b0024df598ed11si15826534pjb.188.2023.05.12.00.16.50; Fri, 12 May 2023 00:17:02 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=JIYYyK+H; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S240205AbjELHI5 (ORCPT <rfc822;peekingduck44@gmail.com> + 99 others); Fri, 12 May 2023 03:08:57 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:50078 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S239956AbjELHIc (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Fri, 12 May 2023 03:08:32 -0400 Received: from fllv0015.ext.ti.com (fllv0015.ext.ti.com [198.47.19.141]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 6C51011B65; Fri, 12 May 2023 00:06:06 -0700 (PDT) Received: from lelv0265.itg.ti.com ([10.180.67.224]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id 34C75G8h125729; Fri, 12 May 2023 02:05:17 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1683875117; bh=qrcAD5FB7M7FMMCKbVwpO1WbxqwiY986JY7vFr3TIUE=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=JIYYyK+HO/z9iJJJBMFBGb9gEPU81TF22pkqM7kOU3EQ5FXzG83WKHlezpZbz4444 EtN29gQDw69eF+DnbaED6kfjAXShMI5mbTTGtceUkoe1+JsJlsN2JNATxdO+ao561Y t2MLspfqkkYcQFTYTtnTPAtioTlam8fHrptVb7rE= Received: from DFLE108.ent.ti.com (dfle108.ent.ti.com [10.64.6.29]) by lelv0265.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 34C75Gl3007289 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Fri, 12 May 2023 02:05:16 -0500 Received: from DFLE107.ent.ti.com (10.64.6.28) by DFLE108.ent.ti.com (10.64.6.29) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Fri, 12 May 2023 02:05:15 -0500 Received: from fllv0039.itg.ti.com (10.64.41.19) by DFLE107.ent.ti.com (10.64.6.28) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Fri, 12 May 2023 02:05:16 -0500 Received: from localhost (ileaxei01-snat.itg.ti.com [10.180.69.5]) by fllv0039.itg.ti.com (8.15.2/8.15.2) with ESMTP id 34C75E1w085112; Fri, 12 May 2023 02:05:15 -0500 From: Achal Verma <a-verma1@ti.com> To: Tom Joseph <tjoseph@cadence.com>, Lorenzo Pieralisi <lpieralisi@kernel.org>, Krzysztof Wilczy_ski <kw@linux.com>, Rob Herring <robh@kernel.org>, Bjorn Helgaas <bhelgaas@google.com>, Catalin Marinas <catalin.marinas@arm.com>, Will Deacon <will@kernel.org>, Bjorn Andersson <quic_bjorande@quicinc.com>, Arnd Bergmann <arnd@arndb.de>, Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>, Geert Uytterhoeven <geert+renesas@glider.be>, Dmitry Baryshkov <dmitry.baryshkov@linaro.org>, "N_colas F . R . A . Prado" <nfraprado@collabora.com>, Mark Brown <broonie@kernel.org>, Rafa_ Mi_ecki <rafal@milecki.pl>, Vignesh Raghavendra <vigneshr@ti.com>, Nishanth Menon <nm@ti.com>, Milind Parab <mparab@cadence.com>, Swapnil Kashinath Jakhade <sjakhade@cadence.com> CC: <linux-arm-kernel@lists.infradead.org>, <linux-kernel@vger.kernel.org>, <linux-pci@vger.kernel.org>, <linux-omap@vger.kernel.org>, Achal Verma <a-verma1@ti.com> Subject: [PATCH 3/3] arm64: defconfig: enable J721e PCIe controller Date: Fri, 12 May 2023 12:35:10 +0530 Message-ID: <20230512070510.1873171-4-a-verma1@ti.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20230512070510.1873171-1-a-verma1@ti.com> References: <20230512070510.1873171-1-a-verma1@ti.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, SPF_HELO_PASS,SPF_PASS,T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1765671775030228882?= X-GMAIL-MSGID: =?utf-8?q?1765671775030228882?= |
Series |
Add support to build pci-j721e as a kernel module
|
|
Commit Message
Achal Verma
May 12, 2023, 7:05 a.m. UTC
Enable Cadence PCIe controller and pci-j721e drivers to be built as
kernel modules.
Signed-off-by: Achal Verma <a-verma1@ti.com>
---
arch/arm64/configs/defconfig | 7 +++++++
1 file changed, 7 insertions(+)
Comments
On 12/05/2023 09:05, Achal Verma wrote: > Enable Cadence PCIe controller and pci-j721e drivers to be built as > kernel modules. Why? IOW, who needs them. Please provide rationale in the commit msg. I am pretty sure I asked for this... Best regards, Krzysztof
Hello Krzysztof, On 5/12/2023 12:53 PM, Krzysztof Kozlowski wrote: > On 12/05/2023 09:05, Achal Verma wrote: >> Enable Cadence PCIe controller and pci-j721e drivers to be built as >> kernel modules. > > Why? IOW, who needs them. Please provide rationale in the commit msg. I > am pretty sure I asked for this... > On TI's J7 SOCs, PCIe is composed of PCIe core from Cadence and TI wrapper. It is desired to have J7 PCIe working on upstream kernel by default. So to enable this I have pushed these defconfig changes. BTW, I am planning to hold this change until PCIe code changes (rest of the patches in this series) gets merged. Please let me know if there are more concern to this. Sorry, for this time. Thanks, Achal Verma > > Best regards, > Krzysztof >
On 13/05/2023 19:58, Verma, Achal wrote: > > Hello Krzysztof, > On 5/12/2023 12:53 PM, Krzysztof Kozlowski wrote: >> On 12/05/2023 09:05, Achal Verma wrote: >>> Enable Cadence PCIe controller and pci-j721e drivers to be built as >>> kernel modules. >> >> Why? IOW, who needs them. Please provide rationale in the commit msg. I >> am pretty sure I asked for this... >> > On TI's J7 SOCs, PCIe is composed of PCIe core from Cadence and TI > wrapper. It is desired to have J7 PCIe working on upstream kernel by > default. So to enable this I have pushed these defconfig changes. > > BTW, I am planning to hold this change until PCIe code changes (rest of > the patches in this series) gets merged. > > Please let me know if there are more concern to this. The concerns are that commit msg does not explain this. Please always provide in commit msg answer to "why you are doing this". In case of defconfig the answer to "why" is: "board foo bar with SoC baz uses it". Best regards, Krzysztof
diff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig index a24609e14d50..a4cf973e0aaa 100644 --- a/arch/arm64/configs/defconfig +++ b/arch/arm64/configs/defconfig @@ -230,9 +230,16 @@ CONFIG_PCIE_HISI_STB=y CONFIG_PCIE_TEGRA194_HOST=m CONFIG_PCIE_VISCONTI_HOST=y CONFIG_PCIE_LAYERSCAPE_GEN4=y +CONFIG_PCIE_CADENCE=m +CONFIG_PCIE_CADENCE_HOST=m +CONFIG_PCIE_CADENCE_EP=m +CONFIG_PCI_J721E=m +CONFIG_PCI_J721E_HOST=m +CONFIG_PCI_J721E_EP=m CONFIG_PCI_ENDPOINT=y CONFIG_PCI_ENDPOINT_CONFIGFS=y CONFIG_PCI_EPF_TEST=m +CONFIG_PCI_EPF_NTB=m CONFIG_DEVTMPFS=y CONFIG_DEVTMPFS_MOUNT=y CONFIG_FW_LOADER_USER_HELPER=y