Message ID | DM4PR11MB5487305F99BDE4F531490D69EC369@DM4PR11MB5487.namprd11.prod.outlook.com |
---|---|
State | Unresolved |
Headers |
Return-Path: <gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a5d:6687:0:0:0:0:0 with SMTP id l7csp2654717wru; Mon, 31 Oct 2022 18:21:34 -0700 (PDT) X-Google-Smtp-Source: AMsMyM6g7RjF+j8bGcyUlsSEZpfJpx1CErTLmmzVLPEEsOLoaE/dUhA9y2zEIuy4MYNllclt6mFd X-Received: by 2002:a05:6402:1c0a:b0:463:3cda:3750 with SMTP id ck10-20020a0564021c0a00b004633cda3750mr10691825edb.341.1667265694469; Mon, 31 Oct 2022 18:21:34 -0700 (PDT) Received: from sourceware.org (ip-8-43-85-97.sourceware.org. [8.43.85.97]) by mx.google.com with ESMTPS id l23-20020aa7c317000000b004592497f96asi8850867edq.125.2022.10.31.18.21.34 for <ouuuleilei@gmail.com> (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 31 Oct 2022 18:21:34 -0700 (PDT) Received-SPF: pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 8.43.85.97 as permitted sender) client-ip=8.43.85.97; Authentication-Results: mx.google.com; dkim=pass header.i=@gcc.gnu.org header.s=default header.b=lg6LefCr; arc=fail (signature failed); spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 8.43.85.97 as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=gnu.org Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id 8533D3857692 for <ouuuleilei@gmail.com>; Tue, 1 Nov 2022 01:21:33 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 8533D3857692 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gcc.gnu.org; s=default; t=1667265693; bh=tKBivltgz7WQuP/2qkEIThgfq7ZqkENzOYprZe++qW0=; h=To:Subject:Date:References:In-Reply-To:List-Id:List-Unsubscribe: List-Archive:List-Post:List-Help:List-Subscribe:From:Reply-To:Cc: From; b=lg6LefCrX1Vd6Nx0nnZ0ALY9VDzqGJNssT0opnrtBdbcU7Mf8Vy62iMT47Hd3ON+C aq7vgQ98sqCkgGiaXTc6WIbhjlmGsMjqExvPVkO9Qt4tBOB/5vgAm0ZneZkGz/adwf WY8o4Q+C/T9+HVBNX3bK+o88qb3/zFhnnSsD9Wds= X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from mga09.intel.com (mga09.intel.com [134.134.136.24]) by sourceware.org (Postfix) with ESMTPS id 3E3B13858C1F for <gcc-patches@gcc.gnu.org>; Tue, 1 Nov 2022 01:20:46 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.1 sourceware.org 3E3B13858C1F X-IronPort-AV: E=McAfee;i="6500,9779,10517"; a="310132254" X-IronPort-AV: E=Sophos;i="5.95,229,1661842800"; d="scan'208";a="310132254" Received: from orsmga007.jf.intel.com ([10.7.209.58]) by orsmga102.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 31 Oct 2022 18:20:44 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6500,9779,10517"; a="628427431" X-IronPort-AV: E=Sophos;i="5.95,229,1661842800"; d="scan'208";a="628427431" Received: from fmsmsx602.amr.corp.intel.com ([10.18.126.82]) by orsmga007.jf.intel.com with ESMTP; 31 Oct 2022 18:20:43 -0700 Received: from fmsmsx610.amr.corp.intel.com (10.18.126.90) by fmsmsx602.amr.corp.intel.com (10.18.126.82) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2375.31; Mon, 31 Oct 2022 18:20:42 -0700 Received: from fmsmsx601.amr.corp.intel.com (10.18.126.81) by fmsmsx610.amr.corp.intel.com (10.18.126.90) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2375.31; Mon, 31 Oct 2022 18:20:41 -0700 Received: from fmsedg602.ED.cps.intel.com (10.1.192.136) by fmsmsx601.amr.corp.intel.com (10.18.126.81) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2375.31 via Frontend Transport; Mon, 31 Oct 2022 18:20:41 -0700 Received: from NAM10-DM6-obe.outbound.protection.outlook.com (104.47.58.109) by edgegateway.intel.com (192.55.55.71) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.1.2375.31; Mon, 31 Oct 2022 18:20:41 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=Ea4mnYBWvZdqRaBQG96uh+qyFiUn3kIf/op9NfOleUp2K6l/HtgQIQi4idRPYFayvQBP4BQqxcLJqZ7mxSZm1YT5z/zFdNNXbcT/Cvb+a3XkoFOvFzfT8vY2frzeXXEjncKrGVtM0XCqv+i7XkmpnmKJMsqGdwD6+rYtqOiBcERv8RcMsjl2wyVUsTCaezaaBHBE+945AIhKnvcoAXgiykzTNIA3prAH0Q0VVKKp4vg6y4qiJWQ4KhwAXG+tfkkMhu2NAodSOp91cI+NfRPH4gJsdcH8PGazvlYJ23UzZV9nIIVrZ6N5378bCnyCcW/vsobL8lRAxryb321SfMjc0g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=tKBivltgz7WQuP/2qkEIThgfq7ZqkENzOYprZe++qW0=; b=Em7ezOuNm33VyZm9ScYqbwhcHoJXF6JSupuaE8EDRSHSMk3/aJgGQ9t2fEjiRERJgFoyevfDKKdh69JjxYN53j0ZFkQd5Ij/c0Da69oy/n5h6R3hh00+3klIyFsH0Ebyi443ngg2oFXxx++ZxABdP0y9+no+Ck4uGneAIs0N+R6Cgp07TiTEIpiHFveTQouQ/q6mA8RTtNCozd0Yi4xuTThMNTdoET4Flcig+IzYsayVPpG1+V/KJr351hEV87Ft2uVe8DAI2NhZ9jDfsgYL2Np31SZhQ/EG/xhX1O1f3fHmz2QzfdHSlYosUH+mSmEOeu1BNrhp9wJcSwH4HRUQig== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=intel.com; dmarc=pass action=none header.from=intel.com; dkim=pass header.d=intel.com; arc=none Received: from DM4PR11MB5487.namprd11.prod.outlook.com (2603:10b6:5:39f::22) by BL1PR11MB5365.namprd11.prod.outlook.com (2603:10b6:208:308::18) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5769.19; Tue, 1 Nov 2022 01:20:40 +0000 Received: from DM4PR11MB5487.namprd11.prod.outlook.com ([fe80::dc50:e9a3:2270:4a70]) by DM4PR11MB5487.namprd11.prod.outlook.com ([fe80::dc50:e9a3:2270:4a70%8]) with mapi id 15.20.5769.019; Tue, 1 Nov 2022 01:20:40 +0000 To: "gcc-patches@gcc.gnu.org" <gcc-patches@gcc.gnu.org> Subject: [wwwdocs] [GCC13] Mention Intel __bf16 support in AVX512BF16 intrinsics. Thread-Topic: [wwwdocs] [GCC13] Mention Intel __bf16 support in AVX512BF16 intrinsics. Thread-Index: AQHY7ZAnKy3KlepvgkKjToC7RTwzfg== Date: Tue, 1 Nov 2022 01:20:40 +0000 Message-ID: <DM4PR11MB5487305F99BDE4F531490D69EC369@DM4PR11MB5487.namprd11.prod.outlook.com> References: <20221101011756.3818109-1-lingling.kong@intel.com> In-Reply-To: <20221101011756.3818109-1-lingling.kong@intel.com> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: dlp-product: dlpe-windows dlp-version: 11.6.500.17 dlp-reaction: no-action x-ms-publictraffictype: Email x-ms-traffictypediagnostic: DM4PR11MB5487:EE_|BL1PR11MB5365:EE_ x-ms-office365-filtering-correlation-id: 9427bdbb-57fb-4f5c-3d83-08dabba74a18 x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: A1bMsj4M7hEBPYU29iESWj35unUAd2GZiMlpgEa1TGN0KmmDMWQY+X7mKBR2kgFAHnF7oeurjwh51UlhY1YCH8M0rVa4a77aq1QOmfxFyWIUnVtJOU4Z+ibyD8oIIJwv1CvKL51Wg4+7+I0cJ/YIYDi2suMzk0+Xgp2/6Sd/9pJK9KlIhXvKIpCS1szbOJMZiKxxon+LPofAWDQSAbN6IthwSixzqX/ULPdQeIYNfhE+tXO4ViMCZMqXlDE6UnsrkdI8sULTrG0JLZVBgucovEimf6ZKUgQXbylSAfX+azOaW/wu7aqHyebEYlCUpwA+w9HC0KEWkTrMrWMFeGRQAM7UQs+u0I4foTEyk0rRkM8EFQHSONYNIkzRurpmyHTRU0Y6moP+dfh6B1oXYt4PL+DmAsKimW/XqL/JX1gxNz+A1TEnrImO5tbgmJk9TCUgu651QduZqyZWjkLj8PC93wtuuvDOf5fW0fOHfIJX/O0I9QYNyqbks8j11hdWQrpUkG4ffhsOrXzQpUkl/7iQ4dXrTPtj2Egb9t2ibDIssvOLNHby/9YKsCiVNy4yZ7ado/nGtyc55MMD2yERtBBYyYtSNFhrKAzNax37w9z4U9rDvAlyghLBffcT3Jg8xIS7FkpU6h9xHruicHX+Ald2RTTR9sSdginJ7JMJqVUOgq9BoE07ZnENbbuGkV3R+NivyzT7bax2frVuvD8i04oDJ5bXBsg6dTl1iA9FJSD93GFHsIu8scFUDhC7QQUjn87X4hRlx7YsQY5OkLcnrlsUnw== x-forefront-antispam-report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:DM4PR11MB5487.namprd11.prod.outlook.com; PTR:; CAT:NONE; SFS:(13230022)(396003)(346002)(366004)(136003)(376002)(39860400002)(451199015)(7696005)(4744005)(55016003)(86362001)(6506007)(107886003)(71200400001)(2906002)(38100700002)(38070700005)(82960400001)(122000001)(478600001)(316002)(186003)(9686003)(26005)(64756008)(33656002)(8936002)(66946007)(76116006)(66556008)(66476007)(66446008)(41300700001)(8676002)(4326008)(52536014)(5660300002)(6916009); DIR:OUT; SFP:1102; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: k8I/rYJGRuEIHPJovaNMbdiIsFINd4tiz/2ggxa7zguoy7AQi6gIz7hQNQgKDf5AhT9lx1iXnOvHYw11EtjbNH7qtTdgXsdu9piuul2QXbOCIYRE3YhrfnnuVy9AD6BAOmXfqFfeiS5YSXj7nQHvjJPxf4ffGR7BmXRp4j4m6SKSAeyf1KBaSfOpKdjf0i1oua4mea4AmEDQMK37KMK0OQ53SgHjQkClOs68rcil2S/bO8d40TrKefRZOpK4e6uVg6vXJ282Ngnp0j+0xgwj0WSRsM/fHQPsDPvOIEXhxvJ1Qd+9XvLUpK8GMsQbbB3m8LHaknh4Im9v5UjDznfCbWo25du90sga3Ew10eT9k2eyZR15Ar8EmbuFczTGPfUWszIblmhFRHQr3Kk0xmu54ZhwB0MydU7VbGjfYr0ky93uaRyW2Rw//W1xSi/vPNTrWhgLysbGDGmvu867NuZmW8egCGRwHkVbAow9av8EW7eMCReAuIRdnkvGDTlA3D5jEZWvVdHv+54xqkQzmsILfsbt2FxwPTkECBlac7fEVABhJQwGB0QEOoR2P3rtNCvJFcrfkkHTBdw/TO5m+iIpbCPb1T+G2qw+FG8xlR4/dJ20EJgV5cCC9j9FCxDmG414iushLq/i0G5vF974VWyIXvroWlSUl3kUeRyCsTxHq7u7/nC1h0GnG3zE1ip6v4M3FVock3M7eKIG0Dg7FJE2IouawDhXyX1vAvFFCdsZg965ROuZwIOzKMF2Szxd+nwhxoD67CBViY339GjvZcfBPGYe5czsq1qw7r7zCb/Fn+glvvBjcRzMCFALWACnDA3PF6cjfRvFFawcFr/9eJZ+MBMXLWFV0Dn7f2OJt12TsL4vvqdtXbAy86h+uPPYryywXwxTdd/7A1DUuBFdnMsg9gHwCD+beLQHC6fTR4j+UItenA2mOQ1AL4SZaF413Hfg6H7IJkusxrcn+VWJp4YCbq6H/oiR8crLvxjyqE8KvOYi4npP2o3/tEmDJQlIovLzyHm+AWgnX1T1we0pdkHqUI1oeEJQRnoYy43DWe3pg8jW/eZEevIuirjRpN8vf4rZX4dGKbVJhkGfVMMFGNE1ezHDJol3IIqvDHmvAO+GAI461y9HicvPOEhuJ94Mcrud6WRfRXEvR35gxH339PJ9nyFE9MaY5ZfxkmykC3cN33QJhRU4TWA8fWDV9EN9bwvUFN6pmHjS97C7vAOqByQwBWW/3PS2zj7WrWE1TBmMwyQuwdYbvfodBMvf63fmfkrUDAoQKYDDZSQ1s3wX99gF/M71HmShnJW5myM2qRAfIENCxY7hH0BsQUMen66b6pcESHvEaPZIyVJY55VpDVE/ExCLFgkJAN19JR1ODIWwRQJNhLKAYKyGtKX0w/nYwiSZJ4pkdoaRTmFYbhvacmh0sdeHcw6/19e1Mtz0rkKoRFlAs2U2n9c36KofAwbO1De1JC4L20XJSj2/qJjiIGQ9K8MMzVhH7fbaa7isa7hQS0Dog+0qnU5P5VXI5ShimjNYNSAVES2qV09LGaIuScCS+queBPSCqta7N2EwzrccWXXMBe5xLo1LrHZeGQAGOt67 Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: DM4PR11MB5487.namprd11.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: 9427bdbb-57fb-4f5c-3d83-08dabba74a18 X-MS-Exchange-CrossTenant-originalarrivaltime: 01 Nov 2022 01:20:40.3225 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 46c98d88-e344-4ed4-8496-4ed7712e255d X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: HvQJsejp8IT2+eyx7tdUeE789Loyxj1V2pHwP7R/sXlcE/H1lcPV6mPJTflnkHq+h3EF/FYlkLSugpT/YIwDqA== X-MS-Exchange-Transport-CrossTenantHeadersStamped: BL1PR11MB5365 X-OriginatorOrg: intel.com X-Spam-Status: No, score=-13.6 required=5.0 tests=BAYES_00, DKIMWL_WL_HIGH, DKIM_SIGNED, DKIM_VALID, DKIM_VALID_AU, DKIM_VALID_EF, GIT_PATCH_0, RCVD_IN_MSPIKE_H3, RCVD_IN_MSPIKE_WL, SPF_HELO_NONE, SPF_NONE, TXREP autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Gcc-patches mailing list <gcc-patches.gcc.gnu.org> List-Unsubscribe: <https://gcc.gnu.org/mailman/options/gcc-patches>, <mailto:gcc-patches-request@gcc.gnu.org?subject=unsubscribe> List-Archive: <https://gcc.gnu.org/pipermail/gcc-patches/> List-Post: <mailto:gcc-patches@gcc.gnu.org> List-Help: <mailto:gcc-patches-request@gcc.gnu.org?subject=help> List-Subscribe: <https://gcc.gnu.org/mailman/listinfo/gcc-patches>, <mailto:gcc-patches-request@gcc.gnu.org?subject=subscribe> From: "Kong, Lingling via Gcc-patches" <gcc-patches@gcc.gnu.org> Reply-To: "Kong, Lingling" <lingling.kong@intel.com> Cc: "Liu, Hongtao" <hongtao.liu@intel.com> Errors-To: gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org Sender: "Gcc-patches" <gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org> X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1748254792620340865?= X-GMAIL-MSGID: =?utf-8?q?1748254792620340865?= |
Series |
[wwwdocs,GCC13] Mention Intel __bf16 support in AVX512BF16 intrinsics.
|
|
Checks
Context | Check | Description |
---|---|---|
snail/gcc-patch-check | warning | Git am fail log |
Commit Message
Li, Pan2 via Gcc-patches
Nov. 1, 2022, 1:20 a.m. UTC
Hi The patch is for mention Intel __bf16 support in AVX512BF16 intrinsics. Ok for master ? Thanks, Lingling --- htdocs/gcc-13/changes.html | 2 ++ 1 file changed, 2 insertions(+) -- 2.18.2
Comments
On Tue, Nov 1, 2022 at 9:21 AM Kong, Lingling via Gcc-patches <gcc-patches@gcc.gnu.org> wrote: > > Hi > > The patch is for mention Intel __bf16 support in AVX512BF16 intrinsics. > Ok for master ? > > Thanks, > Lingling > > --- > htdocs/gcc-13/changes.html | 2 ++ > 1 file changed, 2 insertions(+) > > diff --git a/htdocs/gcc-13/changes.html b/htdocs/gcc-13/changes.html index 7c6bfa6e..cd0282f1 100644 > --- a/htdocs/gcc-13/changes.html > +++ b/htdocs/gcc-13/changes.html > @@ -230,6 +230,8 @@ a work-in-progress.</p> > <li>For both C and C++ the <code>__bf16</code> type is supported on > x86 systems with SSE2 and above enabled. > </li> > + <li>Use <code>__bf16</code> type for AVX512BF16 intrinsics. Could you add more explanations. Like originally it's ..., now it's ..., and what's the difference when users compile the same source code(which contains avx512bf16 intrinsics) with gcc12(and before) and GCC13. > + </li> > </ul> > > <!-- <h3 id="mips">MIPS</h3> --> > -- > 2.18.2 >
> > diff --git a/htdocs/gcc-13/changes.html b/htdocs/gcc-13/changes.html > > index 7c6bfa6e..cd0282f1 100644 > > --- a/htdocs/gcc-13/changes.html > > +++ b/htdocs/gcc-13/changes.html > > @@ -230,6 +230,8 @@ a work-in-progress.</p> > > <li>For both C and C++ the <code>__bf16</code> type is supported on > > x86 systems with SSE2 and above enabled. > > </li> > > + <li>Use <code>__bf16</code> type for AVX512BF16 intrinsics. > Could you add more explanations. Like originally it's ..., now it's ..., and what's > the difference when users compile the same source code(which contains > avx512bf16 intrinsics) with gcc12(and before) and GCC13. > > + </li> > > </ul> > > > > <!-- <h3 id="mips">MIPS</h3> --> > > -- > > 2.18.2 > > Yes, changed it. Thanks a lot! Subject: [PATCH] Mention Intel __bf16 support in AVX512BF16 intrinsics. --- htdocs/gcc-13/changes.html | 6 ++++++ 1 file changed, 6 insertions(+) diff --git a/htdocs/gcc-13/changes.html b/htdocs/gcc-13/changes.html index 7c6bfa6e..a35f4fab 100644 --- a/htdocs/gcc-13/changes.html +++ b/htdocs/gcc-13/changes.html @@ -230,6 +230,12 @@ a work-in-progress.</p> <li>For both C and C++ the <code>__bf16</code> type is supported on x86 systems with SSE2 and above enabled. </li> + <li>Use <code>__bf16</code> type for AVX512BF16 intrinsics. Previously we use + short to represent bf16. Now we introduced <code>__bf16</code> to x86 psABI. + So we switch intrinsics in AVX512BF16 to the new type <code>__bf16</code>. + When users compile the same source code contains AVX512BF16 intrinsics with + GCC13 need to support SSE2, which is different to GCC12 (and before). + </li> </ul> <!-- <h3 id="mips">MIPS</h3> --> -- 2.18.2 BRs, Lingling
> > > diff --git a/htdocs/gcc-13/changes.html b/htdocs/gcc-13/changes.html > > > index 7c6bfa6e..cd0282f1 100644 > > > --- a/htdocs/gcc-13/changes.html > > > +++ b/htdocs/gcc-13/changes.html > > > @@ -230,6 +230,8 @@ a work-in-progress.</p> > > > <li>For both C and C++ the <code>__bf16</code> type is supported on > > > x86 systems with SSE2 and above enabled. > > > </li> > > > + <li>Use <code>__bf16</code> type for AVX512BF16 intrinsics. > > Could you add more explanations. Like originally it's ..., now it's > > ..., and what's the difference when users compile the same source > > code(which contains > > avx512bf16 intrinsics) with gcc12(and before) and GCC13. > > > + </li> > > > </ul> > > > > > > <!-- <h3 id="mips">MIPS</h3> --> > > > -- > > > 2.18.2 > > > > Yes, changed it. Thanks a lot! > > Subject: [PATCH] Mention Intel __bf16 support in AVX512BF16 intrinsics. > > --- > htdocs/gcc-13/changes.html | 6 ++++++ > 1 file changed, 6 insertions(+) > > diff --git a/htdocs/gcc-13/changes.html b/htdocs/gcc-13/changes.html index > 7c6bfa6e..a35f4fab 100644 > --- a/htdocs/gcc-13/changes.html > +++ b/htdocs/gcc-13/changes.html > @@ -230,6 +230,12 @@ a work-in-progress.</p> > <li>For both C and C++ the <code>__bf16</code> type is supported on > x86 systems with SSE2 and above enabled. > </li> > + <li>Use <code>__bf16</code> type for AVX512BF16 intrinsics. > + Previously we use short to represent bf16. Now we introduced > <code>__bf16</code> to x86 psABI. > + So we switch intrinsics in AVX512BF16 to the new type <code>__bf16</code>. > + When users compile the same source code contains AVX512BF16 > + intrinsics with > + GCC13 need to support SSE2, which is different to GCC12 (and before). > + </li> > </ul> > > <!-- <h3 id="mips">MIPS</h3> --> > -- > 2.18.2 > > BRs, > Lingling Sorry, modified again. New patch is as below. htdocs/gcc-13/changes.html | 5 +++++ 1 file changed, 5 insertions(+) diff --git a/htdocs/gcc-13/changes.html b/htdocs/gcc-13/changes.html index 7c6bfa6e..7a5d2ab6 100644 --- a/htdocs/gcc-13/changes.html +++ b/htdocs/gcc-13/changes.html @@ -230,6 +230,11 @@ a work-in-progress.</p> <li>For both C and C++ the <code>__bf16</code> type is supported on x86 systems with SSE2 and above enabled. </li> + <li>Use real <code>__bf16</code> type for AVX512BF16 intrinsics. + Previously we use __bfloat16 which is typedef of short. Now we + introduced real <code>__bf16</code> type to x86 psABI. Users need to + adjust their AVX512BF16-related source code when upgrading GCC12 to GCC13. + </li> </ul> <!-- <h3 id="mips">MIPS</h3> --> -- 2.18.2 BRs, Lingling
On Thu, Nov 3, 2022 at 2:53 PM Kong, Lingling <lingling.kong@intel.com> wrote: > > > > > diff --git a/htdocs/gcc-13/changes.html b/htdocs/gcc-13/changes.html > > > > index 7c6bfa6e..cd0282f1 100644 > > > > --- a/htdocs/gcc-13/changes.html > > > > +++ b/htdocs/gcc-13/changes.html > > > > @@ -230,6 +230,8 @@ a work-in-progress.</p> > > > > <li>For both C and C++ the <code>__bf16</code> type is supported on > > > > x86 systems with SSE2 and above enabled. > > > > </li> > > > > + <li>Use <code>__bf16</code> type for AVX512BF16 intrinsics. > > > Could you add more explanations. Like originally it's ..., now it's > > > ..., and what's the difference when users compile the same source > > > code(which contains > > > avx512bf16 intrinsics) with gcc12(and before) and GCC13. > > > > + </li> > > > > </ul> > > > > > > > > <!-- <h3 id="mips">MIPS</h3> --> > > > > -- > > > > 2.18.2 > > > > > > Yes, changed it. Thanks a lot! > > > > Subject: [PATCH] Mention Intel __bf16 support in AVX512BF16 intrinsics. > > > > --- > > htdocs/gcc-13/changes.html | 6 ++++++ > > 1 file changed, 6 insertions(+) > > > > diff --git a/htdocs/gcc-13/changes.html b/htdocs/gcc-13/changes.html index > > 7c6bfa6e..a35f4fab 100644 > > --- a/htdocs/gcc-13/changes.html > > +++ b/htdocs/gcc-13/changes.html > > @@ -230,6 +230,12 @@ a work-in-progress.</p> > > <li>For both C and C++ the <code>__bf16</code> type is supported on > > x86 systems with SSE2 and above enabled. > > </li> > > + <li>Use <code>__bf16</code> type for AVX512BF16 intrinsics. > > + Previously we use short to represent bf16. Now we introduced > > <code>__bf16</code> to x86 psABI. > > + So we switch intrinsics in AVX512BF16 to the new type <code>__bf16</code>. > > + When users compile the same source code contains AVX512BF16 > > + intrinsics with > > + GCC13 need to support SSE2, which is different to GCC12 (and before). > > + </li> > > </ul> > > > > <!-- <h3 id="mips">MIPS</h3> --> > > -- > > 2.18.2 > > > > BRs, > > Lingling > > Sorry, modified again. New patch is as below. Ok, thanks. > > htdocs/gcc-13/changes.html | 5 +++++ > 1 file changed, 5 insertions(+) > > diff --git a/htdocs/gcc-13/changes.html b/htdocs/gcc-13/changes.html index 7c6bfa6e..7a5d2ab6 100644 > --- a/htdocs/gcc-13/changes.html > +++ b/htdocs/gcc-13/changes.html > @@ -230,6 +230,11 @@ a work-in-progress.</p> > <li>For both C and C++ the <code>__bf16</code> type is supported on > x86 systems with SSE2 and above enabled. > </li> > + <li>Use real <code>__bf16</code> type for AVX512BF16 intrinsics. > + Previously we use __bfloat16 which is typedef of short. Now we > + introduced real <code>__bf16</code> type to x86 psABI. Users need to > + adjust their AVX512BF16-related source code when upgrading GCC12 to GCC13. > + </li> > </ul> > > <!-- <h3 id="mips">MIPS</h3> --> > -- > 2.18.2 > > BRs, > Lingling
diff --git a/htdocs/gcc-13/changes.html b/htdocs/gcc-13/changes.html index 7c6bfa6e..cd0282f1 100644 --- a/htdocs/gcc-13/changes.html +++ b/htdocs/gcc-13/changes.html @@ -230,6 +230,8 @@ a work-in-progress.</p> <li>For both C and C++ the <code>__bf16</code> type is supported on x86 systems with SSE2 and above enabled. </li> + <li>Use <code>__bf16</code> type for AVX512BF16 intrinsics. + </li> </ul> <!-- <h3 id="mips">MIPS</h3> -->