Message ID | 20230327125316.210812-4-brgl@bgdev.pl |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:b0ea:0:b0:3b6:4342:cba0 with SMTP id b10csp1496612vqo; Mon, 27 Mar 2023 06:07:05 -0700 (PDT) X-Google-Smtp-Source: AKy350YrIEdsJ53kY4d8RTxQKzqV/AZmfsFElsi2S7jmE6a4ZKRwXWvi+gMx91i/O1HzZhx29aVx X-Received: by 2002:a17:903:187:b0:19f:188c:3e34 with SMTP id z7-20020a170903018700b0019f188c3e34mr14127937plg.53.1679922424772; Mon, 27 Mar 2023 06:07:04 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1679922424; cv=none; d=google.com; s=arc-20160816; b=OBVaErLYnhW+UFdMEudLd/GQW2JnJpnREZq0YjQn4vuNFHLReAuw7M15XB6mYVbXrZ 2VzyiV1qjLzfeUpkR/p/hlPd8BXe5duPm5Hcna/fyrA8O+IuaskRG/kxbmH/7gPf29CN Kl5716RfNsB08d5Jqo3zDNCNmXvI06TFB6WaOD19rkkSwJKFiciXxfSnX6ZUpjeA8hPX r4DfwMrXB2rQe3rna8Fjqbull9ouAqZBEvQgBf343RoRocWblGUIdvhEkrM3UNsCQjCq TOZnlYWxQDHlFLJqmSry4E4uw8FaHu22/3ieMK8L3Duyz9gl4SMYHrRe/D0vvUkGkQI+ x1QA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=udYbZm1m1VpupjdQEcpfeGKjOurhLuzykwsyJjMKXIk=; b=KWXwgk8kmQawY9oiskZH7io8J1dYXLsS1AUuOcRtEZG7fzeXXarPy4UFezpktLyjq2 k0T0wMQLoFoHOOPZE14nkxDMKZhi3ICw0o3QPsUdFZPARA8aY8gKU1YREnhtxOtvzXk0 NT66AulqXYWDAvDPBZmZkrMnk3bYFg1CClgiFw2Vm6DDpSC/REwBFAXvzHEJp+rO82Pn k8FmfREqrpUlQFwa6JLxrKQ2RhBsm4XP7MZMaQLUo1B9TI8NjMrvQ48ZQXAnaR98FFAu f95q8/K3V/v5axXmtU3livnBfp7q+NOcOI4G+hflvNJw2YSkcGGVHO7RSy5F3MtiJgq7 PmkA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@bgdev-pl.20210112.gappssmtp.com header.s=20210112 header.b=RsQGzl7O; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id c11-20020a170903234b00b001a1ee8ceedcsi14339118plh.495.2023.03.27.06.06.51; Mon, 27 Mar 2023 06:07:04 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@bgdev-pl.20210112.gappssmtp.com header.s=20210112 header.b=RsQGzl7O; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232763AbjC0Mxp (ORCPT <rfc822;makky5685@gmail.com> + 99 others); Mon, 27 Mar 2023 08:53:45 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:51272 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232400AbjC0MxZ (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Mon, 27 Mar 2023 08:53:25 -0400 Received: from mail-wm1-x32c.google.com (mail-wm1-x32c.google.com [IPv6:2a00:1450:4864:20::32c]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 3570C1991 for <linux-kernel@vger.kernel.org>; Mon, 27 Mar 2023 05:53:24 -0700 (PDT) Received: by mail-wm1-x32c.google.com with SMTP id j18-20020a05600c1c1200b003ee5157346cso7309552wms.1 for <linux-kernel@vger.kernel.org>; Mon, 27 Mar 2023 05:53:23 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=bgdev-pl.20210112.gappssmtp.com; s=20210112; t=1679921602; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=udYbZm1m1VpupjdQEcpfeGKjOurhLuzykwsyJjMKXIk=; b=RsQGzl7OHi2W0OP34tO8lUlCs6kyyTmB3+ioHEoQRD4OTsU8OusSkEhedH83ipEIIO frYlYyRvk8Ce5Pu2INcRcwmuRsR7IY1fpqsyw4/Ia7VG6JUWKvr/EnDingWhZWABwlhE hxKBm6ao3E3jbCdTNtmQKyns+dD8kEMgXV5HWZSioIzrExIJLf+pI5h1EcHFjs31ML4d TQyN11OcbsyPN8ULWqtPUdcF836t2NVdWDD70bqqrV729BDYnnD6ogRUeRhx5FlUOzNs G+4AKknCL3m2KZYm//z4f/iV8fF1/wgvkgiHzaMJtCSWo1BB1tSCAa4FlBT3o5pJW47y UzeA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; t=1679921602; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=udYbZm1m1VpupjdQEcpfeGKjOurhLuzykwsyJjMKXIk=; b=tAIFY1c6UQjEAbakvmpzaxRRLBk61DpMbBBx3PShr3zWpKqgWCN8gyk2M+GEKU6Avx aAJeDp0i+9JyrCxpVnhmH++66F5IoA90zVDYjWcQg+8XJi90dr9zgzMaIb288g2dl/IH KSjmF9ZtjFlfMRDflNnf4CeB3c0ltZOpvVu4Nj6UgXY0rIWp1rFk/rsbSlQh3nf2z3fH 0s92EKAFgHchRK2mgobUL34Xysq6VTvIHKHCtzpoKiigMbbMMJzZ5TtZLfkG7mWAFO/W ASXhkMLL/5yCFSHd1IZAggvbq0W3WftxXAqTCjTfmMZg+ez9kM7agWxthdQejpIoqlex WJng== X-Gm-Message-State: AO0yUKVTOjsh7H6WmRFj9ztGQb/KTz54igiijqYQsysYhUtzzqFuPT6Q SgQ42JfLtYLheU5NrFwXyOB1fw== X-Received: by 2002:a7b:c8c4:0:b0:3ed:b590:96e6 with SMTP id f4-20020a7bc8c4000000b003edb59096e6mr9213319wml.4.1679921602633; Mon, 27 Mar 2023 05:53:22 -0700 (PDT) Received: from brgl-uxlite.home ([2a01:cb1d:334:ac00:313d:a304:2790:a949]) by smtp.gmail.com with ESMTPSA id q25-20020a1ce919000000b003ee58e8c971sm13572220wmc.14.2023.03.27.05.53.21 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 27 Mar 2023 05:53:22 -0700 (PDT) From: Bartosz Golaszewski <brgl@bgdev.pl> To: Andy Gross <agross@kernel.org>, Bjorn Andersson <andersson@kernel.org>, Konrad Dybcio <konrad.dybcio@linaro.org>, Rob Herring <robh+dt@kernel.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org> Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-gpio@vger.kernel.org, Bartosz Golaszewski <bartosz.golaszewski@linaro.org>, Thomas Gleixner <tglx@linutronix.de>, Marc Zyngier <maz@kernel.org> Subject: [PATCH v3 03/18] dt-bindings: interrupt-controller: qcom-pdc: add compatible for sa8775p Date: Mon, 27 Mar 2023 14:53:01 +0200 Message-Id: <20230327125316.210812-4-brgl@bgdev.pl> X-Mailer: git-send-email 2.37.2 In-Reply-To: <20230327125316.210812-1-brgl@bgdev.pl> References: <20230327125316.210812-1-brgl@bgdev.pl> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=0.0 required=5.0 tests=DKIM_SIGNED,DKIM_VALID, RCVD_IN_DNSWL_NONE,SPF_HELO_NONE,SPF_NONE autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1761526336102117222?= X-GMAIL-MSGID: =?utf-8?q?1761526336102117222?= |
Series |
arm64: dts: qcom: sa8775p: add basic PMIC support
|
|
Commit Message
Bartosz Golaszewski
March 27, 2023, 12:53 p.m. UTC
From: Bartosz Golaszewski <bartosz.golaszewski@linaro.org> Add a compatible for the Power Domain Controller on SA8775p platforms. Increase the number of PDC pin mappings. Signed-off-by: Bartosz Golaszewski <bartosz.golaszewski@linaro.org> Cc: Thomas Gleixner <tglx@linutronix.de> Cc: Marc Zyngier <maz@kernel.org> --- .../devicetree/bindings/interrupt-controller/qcom,pdc.yaml | 3 ++- 1 file changed, 2 insertions(+), 1 deletion(-)
Comments
On 27/03/2023 14:53, Bartosz Golaszewski wrote: > From: Bartosz Golaszewski <bartosz.golaszewski@linaro.org> > > Add a compatible for the Power Domain Controller on SA8775p platforms. > Increase the number of PDC pin mappings. > > Signed-off-by: Bartosz Golaszewski <bartosz.golaszewski@linaro.org> Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Best regards, Krzysztof
On Mon, Mar 27, 2023 at 2:53 PM Bartosz Golaszewski <brgl@bgdev.pl> wrote: > > From: Bartosz Golaszewski <bartosz.golaszewski@linaro.org> > > Add a compatible for the Power Domain Controller on SA8775p platforms. > Increase the number of PDC pin mappings. > > Signed-off-by: Bartosz Golaszewski <bartosz.golaszewski@linaro.org> > Cc: Thomas Gleixner <tglx@linutronix.de> > Cc: Marc Zyngier <maz@kernel.org> > --- > .../devicetree/bindings/interrupt-controller/qcom,pdc.yaml | 3 ++- > 1 file changed, 2 insertions(+), 1 deletion(-) > > diff --git a/Documentation/devicetree/bindings/interrupt-controller/qcom,pdc.yaml b/Documentation/devicetree/bindings/interrupt-controller/qcom,pdc.yaml > index 94791e261c42..641ff32e4a6c 100644 > --- a/Documentation/devicetree/bindings/interrupt-controller/qcom,pdc.yaml > +++ b/Documentation/devicetree/bindings/interrupt-controller/qcom,pdc.yaml > @@ -26,6 +26,7 @@ properties: > compatible: > items: > - enum: > + - qcom,sa8775p-pdc > - qcom,sc7180-pdc > - qcom,sc7280-pdc > - qcom,sc8280xp-pdc > @@ -53,7 +54,7 @@ properties: > qcom,pdc-ranges: > $ref: /schemas/types.yaml#/definitions/uint32-matrix > minItems: 1 > - maxItems: 32 # no hard limit > + maxItems: 38 # no hard limit > items: > items: > - description: starting PDC port > -- > 2.37.2 > Bjorn, Will you pick up the dt-bindings patches from this series as well or should they go through Rob's tree? Bart
On Thu, Apr 6, 2023 at 4:10 PM Bartosz Golaszewski <brgl@bgdev.pl> wrote: > > On Mon, Mar 27, 2023 at 2:53 PM Bartosz Golaszewski <brgl@bgdev.pl> wrote: > > > > From: Bartosz Golaszewski <bartosz.golaszewski@linaro.org> > > > > Add a compatible for the Power Domain Controller on SA8775p platforms. > > Increase the number of PDC pin mappings. > > > > Signed-off-by: Bartosz Golaszewski <bartosz.golaszewski@linaro.org> > > Cc: Thomas Gleixner <tglx@linutronix.de> > > Cc: Marc Zyngier <maz@kernel.org> > > --- > > .../devicetree/bindings/interrupt-controller/qcom,pdc.yaml | 3 ++- > > 1 file changed, 2 insertions(+), 1 deletion(-) > > > > diff --git a/Documentation/devicetree/bindings/interrupt-controller/qcom,pdc.yaml b/Documentation/devicetree/bindings/interrupt-controller/qcom,pdc.yaml > > index 94791e261c42..641ff32e4a6c 100644 > > --- a/Documentation/devicetree/bindings/interrupt-controller/qcom,pdc.yaml > > +++ b/Documentation/devicetree/bindings/interrupt-controller/qcom,pdc.yaml > > @@ -26,6 +26,7 @@ properties: > > compatible: > > items: > > - enum: > > + - qcom,sa8775p-pdc > > - qcom,sc7180-pdc > > - qcom,sc7280-pdc > > - qcom,sc8280xp-pdc > > @@ -53,7 +54,7 @@ properties: > > qcom,pdc-ranges: > > $ref: /schemas/types.yaml#/definitions/uint32-matrix > > minItems: 1 > > - maxItems: 32 # no hard limit > > + maxItems: 38 # no hard limit > > items: > > items: > > - description: starting PDC port > > -- > > 2.37.2 > > > > Bjorn, > > Will you pick up the dt-bindings patches from this series as well or > should they go through Rob's tree? > > Bart Gentle ping as this one's still not in next. Bart
On 14/04/2023 11:33, Bartosz Golaszewski wrote: > On Thu, Apr 6, 2023 at 4:10 PM Bartosz Golaszewski <brgl@bgdev.pl> wrote: >> >> On Mon, Mar 27, 2023 at 2:53 PM Bartosz Golaszewski <brgl@bgdev.pl> wrote: >>> >>> From: Bartosz Golaszewski <bartosz.golaszewski@linaro.org> >>> >>> Add a compatible for the Power Domain Controller on SA8775p platforms. >>> Increase the number of PDC pin mappings. >>> >>> Signed-off-by: Bartosz Golaszewski <bartosz.golaszewski@linaro.org> >>> Cc: Thomas Gleixner <tglx@linutronix.de> >>> Cc: Marc Zyngier <maz@kernel.org> >>> --- >>> .../devicetree/bindings/interrupt-controller/qcom,pdc.yaml | 3 ++- >>> 1 file changed, 2 insertions(+), 1 deletion(-) >>> >>> diff --git a/Documentation/devicetree/bindings/interrupt-controller/qcom,pdc.yaml b/Documentation/devicetree/bindings/interrupt-controller/qcom,pdc.yaml >>> index 94791e261c42..641ff32e4a6c 100644 >>> --- a/Documentation/devicetree/bindings/interrupt-controller/qcom,pdc.yaml >>> +++ b/Documentation/devicetree/bindings/interrupt-controller/qcom,pdc.yaml >>> @@ -26,6 +26,7 @@ properties: >>> compatible: >>> items: >>> - enum: >>> + - qcom,sa8775p-pdc >>> - qcom,sc7180-pdc >>> - qcom,sc7280-pdc >>> - qcom,sc8280xp-pdc >>> @@ -53,7 +54,7 @@ properties: >>> qcom,pdc-ranges: >>> $ref: /schemas/types.yaml#/definitions/uint32-matrix >>> minItems: 1 >>> - maxItems: 32 # no hard limit >>> + maxItems: 38 # no hard limit I don't think the limit is correct. I still see warnings with this patch. We already have 57 elements, so limit should be I guess 128 or something. Best regards, Krzysztof
On Sun, Apr 16, 2023 at 5:04 PM Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> wrote: > > On 14/04/2023 11:33, Bartosz Golaszewski wrote: > > On Thu, Apr 6, 2023 at 4:10 PM Bartosz Golaszewski <brgl@bgdev.pl> wrote: > >> > >> On Mon, Mar 27, 2023 at 2:53 PM Bartosz Golaszewski <brgl@bgdev.pl> wrote: > >>> > >>> From: Bartosz Golaszewski <bartosz.golaszewski@linaro.org> > >>> > >>> Add a compatible for the Power Domain Controller on SA8775p platforms. > >>> Increase the number of PDC pin mappings. > >>> > >>> Signed-off-by: Bartosz Golaszewski <bartosz.golaszewski@linaro.org> > >>> Cc: Thomas Gleixner <tglx@linutronix.de> > >>> Cc: Marc Zyngier <maz@kernel.org> > >>> --- > >>> .../devicetree/bindings/interrupt-controller/qcom,pdc.yaml | 3 ++- > >>> 1 file changed, 2 insertions(+), 1 deletion(-) > >>> > >>> diff --git a/Documentation/devicetree/bindings/interrupt-controller/qcom,pdc.yaml b/Documentation/devicetree/bindings/interrupt-controller/qcom,pdc.yaml > >>> index 94791e261c42..641ff32e4a6c 100644 > >>> --- a/Documentation/devicetree/bindings/interrupt-controller/qcom,pdc.yaml > >>> +++ b/Documentation/devicetree/bindings/interrupt-controller/qcom,pdc.yaml > >>> @@ -26,6 +26,7 @@ properties: > >>> compatible: > >>> items: > >>> - enum: > >>> + - qcom,sa8775p-pdc > >>> - qcom,sc7180-pdc > >>> - qcom,sc7280-pdc > >>> - qcom,sc8280xp-pdc > >>> @@ -53,7 +54,7 @@ properties: > >>> qcom,pdc-ranges: > >>> $ref: /schemas/types.yaml#/definitions/uint32-matrix > >>> minItems: 1 > >>> - maxItems: 32 # no hard limit > >>> + maxItems: 38 # no hard limit > > I don't think the limit is correct. I still see warnings with this > patch. We already have 57 elements, so limit should be I guess 128 or > something. > You mean for other platforms? This limit applies to sa8775p as the goal of the patch is to add its own PDC compatible. If other platforms have more interrupts then we need to fix it first with a separate commit IMO. I'll send out two patches for that. Brt
On 17/04/2023 09:27, Bartosz Golaszewski wrote: > On Sun, Apr 16, 2023 at 5:04 PM Krzysztof Kozlowski > <krzysztof.kozlowski@linaro.org> wrote: >> >> On 14/04/2023 11:33, Bartosz Golaszewski wrote: >>> On Thu, Apr 6, 2023 at 4:10 PM Bartosz Golaszewski <brgl@bgdev.pl> wrote: >>>> >>>> On Mon, Mar 27, 2023 at 2:53 PM Bartosz Golaszewski <brgl@bgdev.pl> wrote: >>>>> >>>>> From: Bartosz Golaszewski <bartosz.golaszewski@linaro.org> >>>>> >>>>> Add a compatible for the Power Domain Controller on SA8775p platforms. >>>>> Increase the number of PDC pin mappings. >>>>> >>>>> Signed-off-by: Bartosz Golaszewski <bartosz.golaszewski@linaro.org> >>>>> Cc: Thomas Gleixner <tglx@linutronix.de> >>>>> Cc: Marc Zyngier <maz@kernel.org> >>>>> --- >>>>> .../devicetree/bindings/interrupt-controller/qcom,pdc.yaml | 3 ++- >>>>> 1 file changed, 2 insertions(+), 1 deletion(-) >>>>> >>>>> diff --git a/Documentation/devicetree/bindings/interrupt-controller/qcom,pdc.yaml b/Documentation/devicetree/bindings/interrupt-controller/qcom,pdc.yaml >>>>> index 94791e261c42..641ff32e4a6c 100644 >>>>> --- a/Documentation/devicetree/bindings/interrupt-controller/qcom,pdc.yaml >>>>> +++ b/Documentation/devicetree/bindings/interrupt-controller/qcom,pdc.yaml >>>>> @@ -26,6 +26,7 @@ properties: >>>>> compatible: >>>>> items: >>>>> - enum: >>>>> + - qcom,sa8775p-pdc >>>>> - qcom,sc7180-pdc >>>>> - qcom,sc7280-pdc >>>>> - qcom,sc8280xp-pdc >>>>> @@ -53,7 +54,7 @@ properties: >>>>> qcom,pdc-ranges: >>>>> $ref: /schemas/types.yaml#/definitions/uint32-matrix >>>>> minItems: 1 >>>>> - maxItems: 32 # no hard limit >>>>> + maxItems: 38 # no hard limit >> >> I don't think the limit is correct. I still see warnings with this >> patch. We already have 57 elements, so limit should be I guess 128 or >> something. >> > > You mean for other platforms? This limit applies to sa8775p as the I see errors on sa8775p. > goal of the patch is to add its own PDC compatible. If other platforms > have more interrupts then we need to fix it first with a separate > commit IMO. I'll send out two patches for that. Best regards, Krzysztof
On 17/04/2023 09:55, Krzysztof Kozlowski wrote: > On 17/04/2023 09:27, Bartosz Golaszewski wrote: >> On Sun, Apr 16, 2023 at 5:04 PM Krzysztof Kozlowski >> <krzysztof.kozlowski@linaro.org> wrote: >>> >>> On 14/04/2023 11:33, Bartosz Golaszewski wrote: >>>> On Thu, Apr 6, 2023 at 4:10 PM Bartosz Golaszewski <brgl@bgdev.pl> wrote: >>>>> >>>>> On Mon, Mar 27, 2023 at 2:53 PM Bartosz Golaszewski <brgl@bgdev.pl> wrote: >>>>>> >>>>>> From: Bartosz Golaszewski <bartosz.golaszewski@linaro.org> >>>>>> >>>>>> Add a compatible for the Power Domain Controller on SA8775p platforms. >>>>>> Increase the number of PDC pin mappings. >>>>>> >>>>>> Signed-off-by: Bartosz Golaszewski <bartosz.golaszewski@linaro.org> >>>>>> Cc: Thomas Gleixner <tglx@linutronix.de> >>>>>> Cc: Marc Zyngier <maz@kernel.org> >>>>>> --- >>>>>> .../devicetree/bindings/interrupt-controller/qcom,pdc.yaml | 3 ++- >>>>>> 1 file changed, 2 insertions(+), 1 deletion(-) >>>>>> >>>>>> diff --git a/Documentation/devicetree/bindings/interrupt-controller/qcom,pdc.yaml b/Documentation/devicetree/bindings/interrupt-controller/qcom,pdc.yaml >>>>>> index 94791e261c42..641ff32e4a6c 100644 >>>>>> --- a/Documentation/devicetree/bindings/interrupt-controller/qcom,pdc.yaml >>>>>> +++ b/Documentation/devicetree/bindings/interrupt-controller/qcom,pdc.yaml >>>>>> @@ -26,6 +26,7 @@ properties: >>>>>> compatible: >>>>>> items: >>>>>> - enum: >>>>>> + - qcom,sa8775p-pdc >>>>>> - qcom,sc7180-pdc >>>>>> - qcom,sc7280-pdc >>>>>> - qcom,sc8280xp-pdc >>>>>> @@ -53,7 +54,7 @@ properties: >>>>>> qcom,pdc-ranges: >>>>>> $ref: /schemas/types.yaml#/definitions/uint32-matrix >>>>>> minItems: 1 >>>>>> - maxItems: 32 # no hard limit >>>>>> + maxItems: 38 # no hard limit >>> >>> I don't think the limit is correct. I still see warnings with this >>> patch. We already have 57 elements, so limit should be I guess 128 or >>> something. >>> >> >> You mean for other platforms? This limit applies to sa8775p as the > > I see errors on sa8775p. OK, so as you pointed out it's about other platform - sa8540p-ride. Anyway you update now this line to bump the limit, so bump it to something high instead of changing it in two patches. Best regards, Krzysztof
diff --git a/Documentation/devicetree/bindings/interrupt-controller/qcom,pdc.yaml b/Documentation/devicetree/bindings/interrupt-controller/qcom,pdc.yaml index 94791e261c42..641ff32e4a6c 100644 --- a/Documentation/devicetree/bindings/interrupt-controller/qcom,pdc.yaml +++ b/Documentation/devicetree/bindings/interrupt-controller/qcom,pdc.yaml @@ -26,6 +26,7 @@ properties: compatible: items: - enum: + - qcom,sa8775p-pdc - qcom,sc7180-pdc - qcom,sc7280-pdc - qcom,sc8280xp-pdc @@ -53,7 +54,7 @@ properties: qcom,pdc-ranges: $ref: /schemas/types.yaml#/definitions/uint32-matrix minItems: 1 - maxItems: 32 # no hard limit + maxItems: 38 # no hard limit items: items: - description: starting PDC port