Message ID | 00d37ef9bf70785d05fb446ee6d0060c4a8d521a.1681580558.git.noodles@earth.li |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:b0ea:0:b0:3b6:4342:cba0 with SMTP id b10csp1177152vqo; Sat, 15 Apr 2023 11:15:14 -0700 (PDT) X-Google-Smtp-Source: AKy350b9hAHDpsKex3vXstE0io3cN54O6tMK6JgJGC0FvtNQbxtW4f9fp7PI8mcbF2/fNDOZ54YE X-Received: by 2002:a05:6a20:1450:b0:ef:2389:66cb with SMTP id a16-20020a056a20145000b000ef238966cbmr1615979pzi.9.1681582514008; Sat, 15 Apr 2023 11:15:14 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1681582513; cv=none; d=google.com; s=arc-20160816; b=mgxLBHo1T5+ZMKyN/dDsdotw52DgCdtKlwyVe9U3mJslG9CUVPImaUdux46Ur6kuZN rfn58WXMpk8/tB8g0YvgjHyGqpbkNhlDU7qYvnJ270WnVGxzbo72cmryGjjkmJYUPxCb Xfw7/a1WA7j8f0QilAsV+S20EX6l4tO6RLy1N+Xg3zKF9E8ltj/2KGdWSih/MV8wcVSv fC82tbOx112I7Co6PMuLk9df58WsHjPyk9MNaABD7HDy3jyS0yUks+kah7Ljm00bnDNQ Sl+Kc3j+zjPQDM4dbxDm18RGfyXpZ3nisGiHv9mGZSY2fJaPS3hdz1zoyh3zNp8bVrXi wkCg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date:dkim-signature; bh=SuK0Nqd+nS8SKUO0Du0/KQ2vGgQINfivPg9iv+lc2e8=; b=x9Bf1q6FY9LJ4FkcDNeSqC3oU7Nt3VsejPcoq3immAex5myCA0N5hUs+0KRMrjkrLt XfyNLf+IAoEWGMgVq2rnIhE1wkfU/2aqmKeLW4JVMGogY+4gONwcyKhIOxlSbAegXN4l 7qsFJtWmTeR8WTFraDbEp9cM/mB21iQAuuX2BaVLYxRo8Icq5sKrl6Mkz19Zpt4S7237 Ke2QJW/rdOWikIvXAiUUP1LiPViaFDR7bL29TNZhqE02ybvwEGaoZtSgMZROpY+/Rh2s kDNyBYbpludykK62cvYB48ccnU1HrI34D6xqM7cLyfKDB5ou8r4rhAT3BDRaJ/dwshuh oEkg== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@earth.li header.s=the header.b=QMszMv9l; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id r18-20020a632b12000000b0050af2178284si7723165pgr.819.2023.04.15.11.14.59; Sat, 15 Apr 2023 11:15:13 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=fail header.i=@earth.li header.s=the header.b=QMszMv9l; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230115AbjDORqn (ORCPT <rfc822;yuanzuo1009@gmail.com> + 99 others); Sat, 15 Apr 2023 13:46:43 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:53034 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229894AbjDORql (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Sat, 15 Apr 2023 13:46:41 -0400 Received: from the.earth.li (the.earth.li [IPv6:2a00:1098:86:4d:c0ff:ee:15:900d]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id A2EB435AB; Sat, 15 Apr 2023 10:46:38 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=earth.li; s=the; h=In-Reply-To:Content-Type:MIME-Version:References:Message-ID:Subject: Cc:To:From:Date:Sender:Reply-To:Content-Transfer-Encoding:Content-ID: Content-Description:Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc :Resent-Message-ID:List-Id:List-Help:List-Unsubscribe:List-Subscribe: List-Post:List-Owner:List-Archive; bh=SuK0Nqd+nS8SKUO0Du0/KQ2vGgQINfivPg9iv+lc2e8=; b=QMszMv9lQlnmQjnVcFHF+mMKxz UIfObinv+dr6ErxW/cA73BQtmAMgwfW96jimxUxUUZ+DUIUPuKPECjWK+hfxVPOHqvc4+GGrxMl8P 7BrkcpGDS8Wj+3C6jG25y6CA0E5q4IuGzy6mlOijtVNSW9d72Xmh2WFjsoVGdopp8pbwCTbZU0NVJ YwTUXU46pmxJspVAKv19lOCAQawtvU9zZoNsM0XNGcrHYm5WgFgTr4QnsV18XLEVsKzTlmH/pwvef g00uLngAY22PrVKADROodq2YW5ICLLcq7LL8dWFMXn90SDVFiLfeN0TTRgzEmK6eRUlc1cWqJrEFw b3KL3awA==; Received: from [2001:4d48:ad59:1403::16a3] (helo=earth.li) by the.earth.li with esmtpsa (TLS1.3) tls TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384 (Exim 4.94.2) (envelope-from <noodles@earth.li>) id 1pnjyn-00FJoJ-Ov; Sat, 15 Apr 2023 18:46:29 +0100 Date: Sat, 15 Apr 2023 18:46:24 +0100 From: Jonathan McDowell <noodles@earth.li> To: Rob Herring <robh+dt@kernel.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, Chen-Yu Tsai <wens@csie.org>, Jernej Skrabec <jernej.skrabec@gmail.com>, Samuel Holland <samuel@sholland.org> Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-sunxi@lists.linux.dev, linux-kernel@vger.kernel.org Subject: [PATCH 2/3] ARM: dts: sun5i: Add port E pinmux settings for mmc2 Message-ID: <00d37ef9bf70785d05fb446ee6d0060c4a8d521a.1681580558.git.noodles@earth.li> References: <cover.1681580558.git.noodles@earth.li> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <cover.1681580558.git.noodles@earth.li> X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,SPF_HELO_NONE,SPF_PASS, URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1763267066379021294?= X-GMAIL-MSGID: =?utf-8?q?1763267066379021294?= |
Series |
Minor device-tree additions for C.H.I.P
|
|
Commit Message
Jonathan McDowell
April 15, 2023, 5:46 p.m. UTC
These alternate pins for mmc2 are brought out to the 40 pin U14 header
on the C.H.I.P and can be used to add an external MMC device with a 4
bit interface. See
https://byteporter.com/ntc-chip-micro-sd-slot/
for further details on how.
Signed-off-by: Jonathan McDowell <noodles@earth.li>
---
arch/arm/boot/dts/sun5i.dtsi | 8 ++++++++
1 file changed, 8 insertions(+)
Comments
On Sat, 15 Apr 2023 18:46:24 +0100 Jonathan McDowell <noodles@earth.li> wrote: Hi, > These alternate pins for mmc2 are brought out to the 40 pin U14 header > on the C.H.I.P and can be used to add an external MMC device with a 4 > bit interface. See > > https://byteporter.com/ntc-chip-micro-sd-slot/ > > for further details on how. > > Signed-off-by: Jonathan McDowell <noodles@earth.li> > --- > arch/arm/boot/dts/sun5i.dtsi | 8 ++++++++ > 1 file changed, 8 insertions(+) > > diff --git a/arch/arm/boot/dts/sun5i.dtsi b/arch/arm/boot/dts/sun5i.dtsi > index 250d6b87ab4d..e4922506ce22 100644 > --- a/arch/arm/boot/dts/sun5i.dtsi > +++ b/arch/arm/boot/dts/sun5i.dtsi > @@ -517,6 +517,14 @@ mmc2_4bit_pc_pins: mmc2-4bit-pc-pins { > bias-pull-up; > }; > As this seems to be a highly non-standard and rare modification, that doesn't even get used in the mainline DT, please add a: /omit-if-no-ref/ line, so we don't get this into every sun5i board. Otherwise looks good, though I don't know if that should belong into the same DT overlay that is probably used to also enable the MMC2 node. Cheers, Andre > + mmc2_4bit_pe_pins: mmc2-4bit-pe-pins { > + pins = "PE4", "PE5", "PE6", "PE7", > + "PE8", "PE9"; > + function = "mmc2"; > + drive-strength = <30>; > + bias-pull-up; > + }; > + > mmc2_8bit_pins: mmc2-8bit-pins { > pins = "PC6", "PC7", "PC8", "PC9", > "PC10", "PC11", "PC12", "PC13",
On Sun, Apr 16, 2023 at 01:47:56AM +0100, Andre Przywara wrote: > On Sat, 15 Apr 2023 18:46:24 +0100 > Jonathan McDowell <noodles@earth.li> wrote: > > Hi, > > > These alternate pins for mmc2 are brought out to the 40 pin U14 header > > on the C.H.I.P and can be used to add an external MMC device with a 4 > > bit interface. See > > > > https://byteporter.com/ntc-chip-micro-sd-slot/ > > > > for further details on how. > > > > Signed-off-by: Jonathan McDowell <noodles@earth.li> > > --- > > arch/arm/boot/dts/sun5i.dtsi | 8 ++++++++ > > 1 file changed, 8 insertions(+) > > > > diff --git a/arch/arm/boot/dts/sun5i.dtsi b/arch/arm/boot/dts/sun5i.dtsi > > index 250d6b87ab4d..e4922506ce22 100644 > > --- a/arch/arm/boot/dts/sun5i.dtsi > > +++ b/arch/arm/boot/dts/sun5i.dtsi > > @@ -517,6 +517,14 @@ mmc2_4bit_pc_pins: mmc2-4bit-pc-pins { > > bias-pull-up; > > }; > > > > As this seems to be a highly non-standard and rare modification, that > doesn't even get used in the mainline DT, please add a: > /omit-if-no-ref/ > line, so we don't get this into every sun5i board. Neat, will add in v2. > Otherwise looks good, though I don't know if that should belong into > the same DT overlay that is probably used to also enable the MMC2 node. I pondered that, but we already have the mmc2-4bit-pc-pins definition here so it seemed helpful to add the pe-pins too. > > + mmc2_4bit_pe_pins: mmc2-4bit-pe-pins { > > + pins = "PE4", "PE5", "PE6", "PE7", > > + "PE8", "PE9"; > > + function = "mmc2"; > > + drive-strength = <30>; > > + bias-pull-up; > > + }; > > + > > mmc2_8bit_pins: mmc2-8bit-pins { > > pins = "PC6", "PC7", "PC8", "PC9", > > "PC10", "PC11", "PC12", "PC13", > J.
diff --git a/arch/arm/boot/dts/sun5i.dtsi b/arch/arm/boot/dts/sun5i.dtsi index 250d6b87ab4d..e4922506ce22 100644 --- a/arch/arm/boot/dts/sun5i.dtsi +++ b/arch/arm/boot/dts/sun5i.dtsi @@ -517,6 +517,14 @@ mmc2_4bit_pc_pins: mmc2-4bit-pc-pins { bias-pull-up; }; + mmc2_4bit_pe_pins: mmc2-4bit-pe-pins { + pins = "PE4", "PE5", "PE6", "PE7", + "PE8", "PE9"; + function = "mmc2"; + drive-strength = <30>; + bias-pull-up; + }; + mmc2_8bit_pins: mmc2-8bit-pins { pins = "PC6", "PC7", "PC8", "PC9", "PC10", "PC11", "PC12", "PC13",